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FOREWORD
This report is a summary of the work
performed on NASA Contract NASB-31944. The
investigation was conducted for the National
Aeronautics And Space Administration, George C.
Marshall Space Flight Center, Huntsville, Alabama.
The Contracting Officer's Technical Representative
was Mr. F. Villella.
The short-term objective of this preliminary
study of transistors, diodes, and FETS is to
evaluate the reliability of these discrete devices
from different manufacturers, when subjected to
power and temperature step stress tests.
The long-term objective is to gain more
knowledge of accelerated stress testing for use
in future testing of discrete devices, as well as,
to determine which type of stress should be applied
to a particular type device or design.
This report is divided as folla,,s:
description of tests, figures, tables and appendix.
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1.0	 INTRODC: CT ION /SCOPE
DCA Reliability Laboratory,	 under contract NAS8-31944 for
NASA/Marshall Space Flight Center, has compiled data for
the purpose of evaluating the effect of power/temperature
step stress when applied to a variety of semiconductor
devices.	 This report covers the switching diode JANTXIN5614
manufactured by Semtech and Micro Semiconductor.
A total of 46 samples from each manufacturer were submitted
to the process outlined in TaL1e 	 1.	 In addition,	 two
control sample units were maintained for verification cf
the electrical parametric testing.
2.0	 TEST REQUIREMENTS
2.1	 Electrical
All test samples were subjected to the electrical tests
outlined in Tale 2 after completing the prior power/
temperature step stress point.
	 These tests were performed
using the Fairchild Model 600 high-speed computer tester.
Additional bench testing was also required on the devices.
2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to power all
of the test devices during the power/temperature stress
conditions.	 The voltage was set by V F
 and the current
was varied in order to comply with the specifie(I power
rating for this device.
	 At least one of the devices was
subjected to maximum rated power (MRP) . 	 All remaining
devices were subjected to no less than 90% cf MRP.
	 See
Figure 1 for load resistance values and voltages.
1
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2.3	 Group I - Power Stress
Thirty-two units, 16 from each manufacturer, were submitted
to the power stress process. The diodes were stressed
in 500-hour steps at 50, 100 0
 125, 150 and 175 percent of
maximum rated power for a total of 2500 hours or until
508 or more of the devices in a sample lot failed*.
Electrical measurements were performed on all specified
electrical parameters after each power step. See Table 1.
	
2.4	 Group II - Temperature Stress I
Thirty-two units, 16 from each manufacturer, were submitted
to the temperature stress I process. Group II was sub-
jected to a total of 1600 hours of stress at maximum
rated power in increments of 160 hours. The temperature
was increased in steps of 25 0C1 commencing at 75 00 and
terminating at 300 0C or until 508 or more of the devices
failed*. Electrical measurements were performed on all
specified electrical parameters after each temperature
step. See Table 1.
	
2.5	 Group III - Temperature Stress II
Thirty-two units, 16 from each manufacturer, were submitted
to the temperature stress II process. Group III was sub-
jected to a total of 112 hours of stress at maximum rated
power in increments of 16 hours. The temperature was
increased in steps of 25 0C, commencing at 150 0C and
terminating at 300 oC or until 50% or more of the devices
in a sample lot failed*. Electrical measurements were
performed on all specified electrical parameters after
each temperature step. See Table 1.
*Conditions for failures
A) Opens or shorts
B) Leakage exceeds the maximum limit by 100 times
C) Other parameters exceed MIL limits by 50 percent or greater
2
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DISCUSSION OF TEST RESULTS
3.1	 Group I - Power Stress
3.1.1	 Semtech. The Semtech sample lot completed the entire
2500-hour Group I testing with one catastrophic failure.
The failure occurred 25 hours into the 1258 MRP step.
Serial number 4619 failed because of excessive I  leakage.
Typical characteristics of this sample lot's performance
were:
1) The mean value for I  changed 26.49nA from an initial
mean of 52.29nA to a final mean of 78.78nA.
2) The mean value for V F changed .011V from an it : tial
mean of 1.145V to a final mear, of 1.156V.
The control units for this sample lot remained constant
throughout the entire Group 1 testing.
3.1.2	 Micro Semiconductor. The Micro Semiconductor sample lot
completed a total of 1750 hours of Group I testing before
the lot was stopped for having a 508 failure rate. The
first failure occurred 500 hours into the 1258 MRP step.
Serial number 4663 failed because of excessive I  leakage.
The next four failures occurred 10 hours into the 1508
MRP step. Serial numbers 4661, 4662, 4668 and 4669 failed
because of excessive 1  leakages. The next failure
ccctirred 25 hours into the 1508 MRP step. Serial number
4666 failed because of excessive I  leakage. The next
failu:•e occurred 150 hours into the 1508 MRP step.
Serial number 4664 was removed from the testing as a
viEual catastrophic failure because it broke in half
3
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from the stress. The last failure occurred 250 hour
into the 150% MRP step. Serial number 4665 was also
removed as a visual catastrophic failure because it
broke in half from the stress. Typical characterist
of this sample lot's performance were:
1) The mean value for I  changed 1.249nA from an initial
mean of 4.22nA to a final mean of 2.97lnA.
2) The mean value for V F changed 8.2mV from an initial
mean of 980.7mV to a final mean of 988.9mV.
The control units for this sample lot remained constant
throughout the entire Group I testing.
3. 1.3	 Statistical Summary - Group I. Table 4 outlines the
results of Group I - Power Stress prccess for both
electrical parameters and all measurement points for
both Semtech and Micro Semiconductor.
3.2	 Group II - Temperature Stress I
3.2.1	 Semtech. The Semtech sample lot completed the entire
1600-hour Group II testing witt' no catastrophic failures.
Typical characteristics of thi;i sample lot's performance
were:
1) The mean value for I  changed 6.37nA from an initial
mean cf 47.56nA to a final mean of 41.19nA.
2) The mean value for V F chanced .015V from an initial
mean of 1.136V to a final mean of 1.151V.
The control units for this sample lot remained constant
throughout the entire Group II testing.
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3.2.2	 Micro Semiconductor. The Micro Semiconductor sample lot
completed a total of 1120 hours of Group II testing before
the lot was stopped for having a failure rate exceeding
50P. The first four failures occurred 160 hours into
the 150 oC-temperature step. Serial number:. 4677, 4683,
4686 and 4687 were removed from the testing as visual
catastrophic failures because the anode leads detached.
from the stress. The next two failures occurred 160
hours into the 200 0C-temperature step. Serial number
4674 was removed as a visual catastrophic failure because
the anode lead detatched from the stress. Serial number
4684 was removed as a visual catastrophic failure because
the device broke in half from the stress. The last three
failures occurred 160 hours into the 2250C-temperature
step. Serial numbers 4675, 4682, and 4688 were removed
as visual catastrophic failures because the anode leads
detached from the stress. 	 Typical characteristics of
this sample lot's performance were:
1) The mean value for I  changed 2.974VA from an initial
mean of 3.744nA to a final mean of 2.978NA.
2) The mean value for VF changed 9.7mV from an initial
mean of 983.4mV to a final mean of 993.1mV.
The control units for this sample lot remained constant
throughout the entire Group II testing.
	
3.2.3	 Statistical Summary - Group II. Table 5 outlines the
results of Group II temperature stress I testing for the
two electrical parameters and all of the measurement
points pertaining to both Semtech and Micro Semiconductor.
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3.3	 Group III - Temperature Stress II
3.3.1	 Semtech. The Semtech sample lot completed the entire
112-hour Group III testing with no catastrophic failures.
Typical characteristics of this sample lot's performance
were:
1) The mean value for I  changed 3.98nA from an initial
mean of 43.77nA to a final mean of 47.75nA.
2) The mean value for VF changed .01V from an initial
mean of 1.153V to a final mean of 1.163V.
The control units for this sample lot remained constant
throughout the entire Group III testing.
3.3.2	 Micro Semiconductor. The Micro Semiconductor sample lot
completed the entire 112-hour Group III testing with a
total of eight catastrophic failures. The first failure
occurred 16 hours into the 250 0C-temperature step.
Serial number 4700 was removed from the testing as a
visual catastrophic failure because the device broke in
half from the stress. Serial number 4705 was removed
from the testing 16 hours into the 250 0C-temperature step
as a MIL-S-19500 limit failure. The next three failures
occurred 16 hours into the 275 0C-temperature step.
Serial numbers 4689, 4696, and 4699 were removed from
the testing as visual catastrophic failures because the
anode leads detached from the stress. The last four
failures occurred 16 hours into the 3000C-temperature
step. Serial numbers 4691, 4692, and 4697 were removed
from the testing as visual catastrophic failures because
the anode leads
	 detached from the stress. Serial
number 4704 failed the minimum VF limit. Typical
6
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characteristics of this sample lot's performance were:
1) The mean value for I  changed 125.34nA from an initial
mean of 3.964nA to a final mean of 129.3nA.
2) The mean value for VF changed 5.4mV from an initial
mean of 989.4mV to a final mean of 994.3irV.
The control units for this sample lot remained r instant
throughout the entire Group III testing.
3.3.3	 Statistical Summary - Group III. Table 6 outlines the
results for Group III - Temperature Stress II testing
for the two electrical parameters and all measurement
points pertaining to both Semtech and Micro Semiconductor.
	
0	 FINAL DATA SUMMARY
Table 7 statistically summarizes the change in the mean
value from the zero-hour data to the final data. The graphs
of Figures 2 anJ 4 plot the cumulative percent failures versus
the temperature stress level for Group II - Temperature
t	
Stress I, and Group III - Temperature Stress II. The graphs
of Figures 3 and 5 plot the time step for Group II (160 hours)
and Group III (16 hours) versus the temperatures T 1 and T2
calculated from Figures 2 and 4. Tables 8 and 9 sum:narize
the failures encountered for all three stress groups. The
failures are separated into two catagories: catastrophic fail-
ures in Table 8 and parametric failures in Table 9. The
data from Table 8 was used as a source for the graphs in
Figures 2 and 4. Figures 2 and 4 were used as a source for
the graphs in 3 and 5 respectively. Junction: temperature is
plotted on an inverse hyperbolic scale.
	
5.0	 CONCLUSIONS
The Micro Semiconductor sample lot experienced an excessive
amount of catastrophic failures in the Group I testing.
The main failure mode was surface inversions which were
caused by leakage of atmospheric moisture or other
contaminants through the cracks in the glass.
7	 J
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The Group II and III testing showed the Semtech devices more
durable than the Micro Semiconductor devices. Most of the
Micro Semiconductor failures in these two test groups
were visual due to an exte_na) lead detaching. The high
temperatures of these tests were sufficient to crack the
glass in a number of cases.
A plot showing cumulative failure distribution for Group II
and Group III was drawn for the Micro Semiconductor sample
lot (Figures 4 and 5), but a plot for the Semtech sample
could not be drawn due to an absence of failure points in
the Group II and Group III testing (Figures 2 and 3).
Figures 4 and 5 display the data for the Micro Semiconduc-
tor sample lot used to calculate an activation energy of
.9lev.
A broker circle around a marked point denotes a freak
t failure not calculated as part of the regression line.
t A solid circle around a marked point denotes an isolated
failure point. The regression line was calculated using
the least squares method.
The activation energy was calculated from the formula:
r	8.61	 X	 10 -5 ev /oK
t l	 1	 _	 1E	 fn t2
	l T 1 +273	 T2+273
	
cv
Where:
	 t l = step of Group II - Temp Stress I - 160 hrs.
t 2 = step of Group III - Temp Stress II - 16 hrs.
T I ft temperature in 0  of 16% failure for Group II.
T 2 = temperature In 0  of 16% failure for Gruup III.
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TABLE. I
TEST FLOW DIAGRAM
JANTX1N5614
INITIAL
ELECTRICAL
TESTS
Per Table II
16)*	 (16)*	 16)f L^
	Temperature Step	 Temperature Step
Power Stress
	 Stress I	 Stress II
TA ' ^ 5 ° C	 100 Percent MRP	 100 Percent MRP
	
Note 3	 Note 4
2)*
Non-Operating
Control Group
0.50 MRP
500 Hours	
TA ' 75°C	 TA	 150°C
Note 1	 t = 160 Hours	 t = 16 Hours
1.0 MRP	 =	 °	 °
500 Hours	
TA	 100 C	 TA	 175 C
Nute 1	 I 
t s 160 Hours	 t = 16 Hours
1.25 MRP	 TA - 125°C
	
TA = 200°C
500 Hours
Note 2	
t - 160 Hours	 t = 16 Hours
1.5 MRP
500 Hours	 25°C Steps	 25°C Steps
emote
1.75 MRP	 TA = 300°C	 TA = 300°C
500 Hours
	
t = 160 Hours	 t = 16 Hours
Note 2
*Quantity per manufacturer (Semtech b Micro Semiconductor)
NOTES:
1) Electrical measurements per Table	 II were made at	 50, 150, 250 and 500 hours.
2) Electrical measurements	 per Table	 II were made at	 10, 25, 50,	 150, 250 and	 500 hours.
3) Electrical measurements per Table	 II were made at	 the erid of each 160 hours.
4) Electrical measurements per Table	 II were made at	 the end of each 16	 hours.
F 
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TABLE II
PARAMETERS AND TEST CONDITIONS
JANTX1N5614
PARAMETER CONDITIONS
SPEC.	 LIMIT
MIN	 MAX
CAT.	 LIMIT
UNITSMIN MAX
I
@ v  = 200V
.5 50 uA
VF
@	 I F =	 3.OA	 (Pulsed)
.8 1.3 .4 1.95 V(PK)
NOTES:
TABLE III
POWER STRESS BURN — IN CONDITIONS
i
VF =	 1. OV
I F Percent	 PD
.6A 50
1.2A 100
1.5A 125
1. 8A 150
2.1A 175
15
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NOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final data
generally have an absolute accuracy of ±1% of
the reading and ± one digit except for readings
greater than 9.99mA which have an absolute accur-
acy of ±28 of the reading and ± one digit. The
data also has a resolution for four digits. The
standard deviations, means, delta means, and
average means are, therefore, valid indicators
of trends over time and temperature, excepting
*hcn minnr c+-AFic*i -AI rnmnntcar nrrnr of cnnnly-
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%.l FAILURE ANALYSIS	
JANTX1N5614
00#
Date	 3 October	 1978
J/N	 2CN242-24D	 P/N	 1N5614	 MFR	 Micro-Semiconductor
Limit:
	
Limits :
FAILURE VERIFICATION:
5OuA Max 0.4-1.95V
Initial
PIV I R @ V 	 @
Re j .	 F
Test
	
Seq. Initial
S/N Volts 20OV. do 3.0A. do No.: Re j .	 for
4674 430 lOnA 1.04V 13(200°C) Visual
4677 420 100nA 1.00V 9 (150 o C) Visual
4684 4.OR *50uA 100mV 12(200 0 C) Visual
*Cannot reach 20 V.	 Die s broken
INTERNAL VISUAL INSPECTION:
The three samples have missing external leads. 	 In addition SIN 4677 has
missing glass at the anode end.	 Three other rejected samples ncL selected
for this analysis also have missing glass.	 SIN 4684 is broken in half and
the die has fractured with one half remaining on each heat sink. 	 See
Figures A-1 and A-2.
CONCLUSIONS:
High Temperatures were sufficient to crack the glass.
	 Thermal stress was
responsible for the extensive physical destruction of SIN 4684.
It is not known why the damage was preferential to the anode end of the
devi:-es.	 One possible explanation might be better heat sinking of the
cathode ends in the oven racks.
*h	 trace	 present.	 Cannot meet	 stated	 test	 conditions.	 (Leaky)
**h FE leaky.trace very
D	 drift
	
H - hysteresis
	
Inv	 inversion	 R -	 resistive	 5	 soft	 Uns	 -	 unstable
J ANT X1N:5614
FIGURE A-1
SIN 4577 Micro-Semiconductor, 21X Sample.
Note missing anode lead and cracked glass.
toM
FIGURE A-2
SIN 4684 Micro-Semiconductor, 13X Sample.
Note broken glass and die.
ORIWN'
OF r,00R
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",;.I	 FAILURE ANALYSIS	 JANTX1N5614
Date	 4 October	 1978
J/N	 2CN242-24A	 P/N 1N5614	 MFR	 Micro-Semiconductor
Limit:
	
Limits:
FAILURE VERIFICATION: 50uA Max	 0.4 to 1.95V
Initial
Re j .
I	 @ Vf @
Test Initial
R Seq. Rej.
S/N Volts 20OV. do 3. OA. do No.: for:
4663 * > OuA;D,Inv 1.12 29 IR
4666 * > OuA; D; Inv 1.00 33 1 
4668 * > 0uA;D;Inv 1.00 29 IR
*Cann qt reach	 20)%7 or PIV ue to hig. leakage.
VISUAL INSPECTION:
All three samples have cracked glass.	 No other significant anomolies
were Seen.
HERIMETICITY
SIN 4663 and 4666 are gross leakers;	 SIN	 4668	 fails	 fine leak.
CONCLUSION:
These samples	 failed due to surface inversions which were caused by
leakage of atmospheric moisture or other contaminants through the cracks
in the glass.
*hF E	trace present.	 Cannot meet	 stated	 test	 conditions.	 (Leaky)
**h FE	trace very	 leaky.
i
D	 -	 drift	 H	 hysteresis Inv	 inversion	 R	 s	 resistive	 S	 soft	 Uns	 unstable
0
Q
U
26
in
S /"^
M!
IIP^\	 JANTXIN5614
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FAILURE ANALYSIS	 JANTX1N5614
Date	 4 May 	1978
JAN	 2CN242-24C	 P/N	 1N5614	 MFR	 Micro- Semiconductor
FA:LURE VERIFICATION: 	 Limits:	 Limits:
0.`_.J-	 _05t.2'
Initial
Re j . E
I	 @ V	 @ Test Initial PI 
J r f
S/N Volts 20OV. do 3.0A. do No.: for:
4700 Broken cannot test.
4704 420 70uA 1.2
in light)
4705 380	 in-,, ;D 17uA;D;in 1.0 (as	 received
4705 380 hard 0.2uA - (afte 2 min
v ak. G
VISUAL INSPECTION:
S 1114	 4700 has broken into 2 parts 	 at the die.	 Part of this	 die is	 attached
to each heat sink.	 The glass	 is shattered.	 (See Figure A-4).
All external lead.;	 are oxidized.
SIN 4704 has	 lost all its paint except for a narrow band of white residue
around the cooler mid-line of the diode. 	 The	 samples still have
dark paint.
PAINT CONDUCTIVITY TEST:
The resistivity of the paint across a diameter of the diodes is greater
than 20 megohms and is not a problem.
HERMETICI'TY :
SIN	 4705 was tested for gross 	 leaks.	 A small	 leak was	 found at each enc.
Removing the paint revealed cracked glass. 	 (See Figure A-5).
CONCLUSIONS:
Of these 16 Micro Semiconductor samples, 	 6	 lost an external lead and 3
had cracked glass	 (2 analyzed).	 Examination of a few un-cracked diodes
with polarized light revealed areas of high tension and compression in
the glass bodies, particularly over the heat sinks.
(Continue d)
*h FE	trace present.	 Cannot meet	 stated	 test	 conditions.	 (Leaky)
*thFE
	
trace very	 leaky.
D =	 drift
	
N	 hysteresis	 Inv	 inversion	 R =	 resistive	
_ 5
	 soft	 Uns	 =	 unstable
0
U
1
26
X Q
G
U
t
JANTX1115614
. 400-k
rI CURE A-4
SIT; 4700 i4icro-Semiconductor, 12N Sample.
Note broken glass and die after burn-in.
0
FIGURE A-5
SIN 4705 Micro-Semiconductor, 13X Sample.
Cracked glass revealed after removing paint.
29
